CXDR75104/CXDR75105/CXDR75106 provide circuits initialization and timing supervision, primarily for DSP and processor-based systems. During power-on, RESET (RESET) is asserted when supply voltage VCC

发布时间:2025-10-22 09:17:18 浏览次数:129 作者:嘉泰姆 来源:嘉泰姆
摘要:CXDR75104/CXDR75105/CXDR75106 provide circuits initialization and timing supervision, primarily for DSP and processor-based systems. During power-on, RESET (RESET) is asserted when supply voltage VCC

目录

1.产品概述       2.产品特点     Uxj嘉泰姆

3.应用范围       4.技术规格书下载(PDF文档)Uxj嘉泰姆

5.产品封装       6.电路原理图  Uxj嘉泰姆

7.相关产品Uxj嘉泰姆

   产品概述 返回TOPUxj嘉泰姆


The CXDR75104/CXDR75105/CXDR75106 provide circuits initialization and timing supervision, primarily for DSP and processor-based systems. During power-on, RESET (RESET) is asserted when supply voltage VCC becomes higher than 1.1 V. Thereafter, the supply voltage supervisor monitors VCC and keeps RESET (RESET) active as long as VCC remains below the threshold voltage VIT+ (1). An internal timer delays the return of the output to the inactive state to ensure proper system reset. The delay time, td, starts after VCC has risen above the threshold voltage VIT+. When the supply voltage drops below the threshold voltage VIT- (2), the outputs becomes active again. No external components are required. All the devices have a fixed-sense threshold voltage VIT- set by an internal voltage divider. The CXDR75104/CXDR75105 incorporate a manual reset input,MR . A low level at MR causes RESET (RESET) to become active. The CXDR75104/CXDR75105/CXDR75106 have WDI pin. The watchdog timer is periodically triggered by a positive or negative transition at WDI. When the supervising system fails to retrigger the watchdog circuit within the time-out interval, ttout, RESET (RESET) becomes active for the time period td. This event also reinitializes the watchdog timer. Leaving WDI unconnected disables the watchdog. The product spectrum is designed for supply voltages of 2.5V, 3V, 3.3V, and 5V. The circuits are available in a SOT-23-5 package.

   产品特点 返回TOPUxj嘉泰姆


„ Power-On Reset Generator With Fixed Delay Time of 200ms Uxj嘉泰姆

„ Manual Reset Input (CXDR75104/CXDR75105) Uxj嘉泰姆

„ Available in three RESET Output Options Push-Pull RESET Output (CXDR75104L/CXDR75106) Push-Pull RESET Output (CXDR75104H/CXDR75106) Open-Drain RESET Output (CXDR75105L) Uxj嘉泰姆

„ Supply Voltage Supervision Range 2.5V, 3V, 3.3V, 5V Uxj嘉泰姆

„ Watchdog Timer (CXDR75104/CXDR75105/CXDR75106) Uxj嘉泰姆

„ Supply Current of 10μA at VCC=3.3V Uxj嘉泰姆

„ SOT-23-5 Package Uxj嘉泰姆

„ Temperature Range . . . −40°C to 85°CUxj嘉泰姆

   应用范围 返回TOPUxj嘉泰姆


„ Critical μP and μC Power Monitoring Uxj嘉泰姆

„ Industrial Equipment Uxj嘉泰姆

„ Programmable Controls Uxj嘉泰姆

„ Automotive Systems Uxj嘉泰姆

„ Portable/Battery-Powered Equipment Uxj嘉泰姆

„ Intelligent Instruments Uxj嘉泰姆

„ Wireless Communications Systems Uxj嘉泰姆

„ Notebook/Desktop ComputersUxj嘉泰姆

   技术规格书(产品PDF) 返回TOP Uxj嘉泰姆


     需要详细的PDF规格书请扫一扫微信联系我们,还可以获得免费样品以及技术支持Uxj嘉泰姆

 QQ截图20160419174301.jpg/Uxj嘉泰姆

产品封装图 返回TOPUxj嘉泰姆


image.png/Uxj嘉泰姆

电路原理图 返回TOPUxj嘉泰姆

 Uxj嘉泰姆


 Uxj嘉泰姆

image.png/

相关芯片选择指南 返回TOP                       更多同类产品......


 Uxj嘉泰姆

Part   NO.Uxj嘉泰姆

VCC(VUxj嘉泰姆

minUxj嘉泰姆

VCC(VUxj嘉泰姆

maxUxj嘉泰姆

DetectingUxj嘉泰姆

Voltage(V)Uxj嘉泰姆

ManualUxj嘉泰姆

Delay (ms)Uxj嘉泰姆

VthAccUxj嘉泰姆

uracy(%)Uxj嘉泰姆

IsupplyUxj嘉泰姆

(μA)Uxj嘉泰姆

NoteUxj嘉泰姆

PackageUxj嘉泰姆

CXDR75101Uxj嘉泰姆

/2Uxj嘉泰姆

1Uxj嘉泰姆

5.5Uxj嘉泰姆

2.93Uxj嘉泰姆

NUxj嘉泰姆

360Uxj嘉泰姆

--Uxj嘉泰姆

9Uxj嘉泰姆

CXDR75101 is a Push-Pull Reset  Uxj嘉泰姆

CXDR75102 is an OpenDrain ResetUxj嘉泰姆

SOT23Uxj嘉泰姆

CXDR75103Uxj嘉泰姆

1Uxj嘉泰姆

5.5Uxj嘉泰姆

3/3.3/5Uxj嘉泰姆

YUxj嘉泰姆

360Uxj嘉泰姆

2Uxj嘉泰姆

10Uxj嘉泰姆

Push-Pull Active-low RESET Output Uxj嘉泰姆

Manual Reset InputUxj嘉泰姆

SOT143Uxj嘉泰姆

 Uxj嘉泰姆

发表评论

共有条评论
用户名: 密码:
验证码: 匿名发表