• [ CX74HC164 ]

样品申请

目录

1.产品概述       2.产品特点     Jqz嘉泰姆

3.应用范围       4.技术规格书下载（PDF文档）Jqz嘉泰姆

5.产品封装       6.电路原理图  Jqz嘉泰姆

7.相关产品Jqz嘉泰姆

   产品概述 返回TOPJqz嘉泰姆

  These 8-bit shift registers feature AND-gated serial inputs and an asynchronous clear (CLR) input. The gated serial (A and B) inputs permit complete control over incoming data; a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock (CLK) pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while CLK is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of CLK. 

       The CX54HC164 is characterized for operation over the full military temperature range of –55℃ to 125℃. The  CX74HC164 is characterized for operation from -40℃ to 85℃.Jqz嘉泰姆

   产品特点 返回TOPJqz嘉泰姆

AND-Gated (Enable/Disable) Serial InputsJqz嘉泰姆

Fully Buffered Clock and Serial Inputs  Jqz嘉泰姆

Direct ClearJqz嘉泰姆

Package Options Include PlasticJqz嘉泰姆

     Small-Outline (D) and Ceramic Flat (W)Jqz嘉泰姆

     Packages, Ceramic Chip Carriers (FK), andJqz嘉泰姆

     Standard Plastic (N) and Ceramic (J) 300-mil DIPSJqz嘉泰姆

   应用范围 返回TOPJqz嘉泰姆

   aJqz嘉泰姆

   技术规格书（产品PDF) 返回TOP Jqz嘉泰姆

     需要详细的PDF规格书请扫一扫微信联系我们，还可以获得免费样品以及技术支持！Jqz嘉泰姆

 Jqz嘉泰姆

产品封装图 返回TOPJqz嘉泰姆

Jqz嘉泰姆

电路原理图 返回TOPJqz嘉泰姆

Jqz嘉泰姆

相关芯片选择指南 返回TOP                更多同类产品......

◀ 上一篇:CX74HC138高速CMOS器件低功耗肖特基TTL三个地址数据输入端八个有效译码为低的输出端三个使能控制端单个三地址数据输入八译码输出的3-8译码器16译码输出的4-16译码器

返回顶部

下一篇▶:CX74HC245八进制总线收发器是为数据总线之间的异步双向通信而设计从A总线到B总线或从B总线到A总线的数据传输方向控制DIR输入处的电平输出启用OE输入用于禁用设备以便有效隔离总线

共有条评论 用户名: 密码: 验证码: 匿名发表